FreeRTOS Support Archive
The FreeRTOS support forum is used to obtain active support directly from Real
Time Engineers Ltd. In return for using our top quality software and services for
free, we request you play fair and do your bit to help others too! Sign up
to receive notifications of new support topics then help where you can.
This is a read only archive of threads posted to the FreeRTOS support forum.
The archive is updated every week, so will not always contain the very latest posts.
Use these archive pages to search previous posts. Use the Live FreeRTOS Forum
link to reply to a post, or start a new support thread.
[FreeRTOS Home] [Live FreeRTOS Forum] [FAQ] [Archive Top] [September 2012 Threads] MPU (cortex-m3) and user-mode restrictionsPosted by JBlackArty on September 2, 2012 I didn't found a complete article or faq or whatever explanation on what user-mode can do and what cannot (in addition to memory accesses). This generic question arose when I tried to use critical sections. This issue was answered already by Richard in bug #3035224: “This is the intended behavior. Only privileged tasks can disable interrupts.” So the first restriction is inability to enter critical sections (taskENTER_CRITICAL / taskEXIT_CRITICAL). I think this pitfail should be added to FAQ with following symptom: processor catches hardfault exception in prvRaisePrivilege(). But it would be better if kernel wouldn't allow task to enter critical section (as bug submitter already suggested) and signal it in user-friendly manner (at least debug assertion may be inserted in vPortEnterCritical()). Are there any more pitfails inexperienced/unmindful users should be aware of ?
RE: MPU (cortex-m3) and user-mode restrictionsPosted by Dave on September 2, 2012 When it is in user mode, it is the cortex core itself that stops you messing with the interrupts, not the FreeRTOS code. Look at the Cortex-M hardware manuals available from arm.com. Anything they say you cannot do from user mode FreeRTOS cannot override (software cannot change the hardware behavior).
RE: MPU (cortex-m3) and user-mode restrictionsPosted by JBlackArty on September 2, 2012 I know. I'm reading ARMv7 architecture manual from time to time. But I was turned out to be unmindful user :) In addition, hardware limitations not always imply direct software limitations known by end user. Maybe freertos port uses some internal hardware-specific mechanisms based on user-input actions, which themselves don't violate any hardware rule directly but have later implicit consequences. User catches fault exception somewhere in freertos innards which is hard to trace back to issue origin. These freertos-related subset of restrictions(pitfails) are subject of this topic.
Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.
|